Citation: | HOU Feng-qian, NING Zi-li, BI Bo-rui. Implementation of plesiochronous digital multiplexer based on FPGA for the FSO system[J]. Journal of Applied Optics, 2010, 31(2): 180-184. |
[1]邓岚,郭勇,赖武刚.基于FPGA的数字复接器的设计[J].微计算机信息,2007, 23(112):209-210,242.
DEN Lan,GUO Yong, LAI Wu-gang.Design and implementation of multiplex system with FPGA[J]. Control and Automation Publication Group, 2007,23(11-2):209-210,242.(in Chinese with an English abstract) [2]宋学瑞,蔡子裕,段青青.基于FPGA的同步数字复接系统设计与实现[J].计算机测量与控制,2008,16(8):1174-1176. SONG Xue-rui,CAI Zi-yu,DUAN Qing-qing. Design of synchronous digital multiplex system based on FPGA[J]. Computer Measurement & Control,2008,16(8):1174-1176. (in Chinese with an English abstract) [3]孙玉.数字复接技术[M]. 北京:人民邮电出版社, 1991. SUN Yu.Digital multiplex technology[M].Beijing: People Posts & Telecommunications Press,1991.(in Chinese) [4]熊红兵,陈琦. 基于FPGA的异步FIFO设计与实现[J]. 微计算机信息,2006,22(6-2):216-218. XIONG Hong-bing, CHEN Qi. Asynchronour FIFO design and implementation based on FPGA[J]. Control and Automation Publication Group, 2006,22(6-2):216-218. (in Chinese with an English abstract) [5]KANOOPOULOSN,HALLENBECKJJ. A first-in, first-out memory for signal processing applications[J].IEE Transactions on Circuits and Systems,1986,CAS-33(5):556-558. [6]曹志刚,钱亚生.现代通信原理[M].北京:清华大学出版社,1992. CAO Zhi-gang, QIAN Ya-sheng. Modern principle of communications[M]. Beijing: Tsinghua University Press,1992.(in Chinese) [7]段吉海,黄智伟. 基于CPLD/FPGA的数字通信系统建模与设计[M].北京:电子工业出版社,2004. DUAN Ji-hai, HUANG Zhi-wei. Modeling and designing based on CPLD/FPGA for digital communication systems[M]. Beijing: Publishing House of Electronics Industry,2004.(in Chinese) [8]靖文,李斌,屈薇,等. 一种快速位同步提取方案及实现[J]. 电子设计应用,2007,12:84-87. JING Wen, LI Bin, QU Wei, et al. Design and implementation of a fast bit synchronization[J]. Electronic design & application,2007,12:84-87. (in Chinese with an English abstract) [9]王文理,张霞. 基于FPGA的全数字锁相环的设计[J].电子设计工程,2009,17(1):39-43. WANG Wen-li, ZHANG Xia. Design of all digital phase locked loop based on FPGA[J]. Electronic Design Engineering, 2009,17(1):39-43. (in Chinese with an English abstract) [10]孙玉,于绍颖.码速恢复装置设计[J].无线电通信技术,1978,5:51-66. SUN Yu, YU Shao-ying. Design of the bit recovery system[J]. Radio Communications Technology, 1978,5:51-66. (in Chinese with an English abstract) |
[1] | JIANG Han, WU Jun. Infrared image enhancement algorithm based on secondary guided filtering and its implementation on FPGA[J]. Journal of Applied Optics, 2023, 44(4): 777-785. DOI: 10.5768/JAO202344.0402002 |
[2] | ZHANG Zeyu, ZHANG Hong, WU Lingfan, YANG Yifan, LI Xuliang. FPGA-based real-time Bayer demosaicking algorithm and its implementation[J]. Journal of Applied Optics, 2022, 43(2): 240-247. DOI: 10.5768/JAO202243.0202002 |
[3] | MAO Xinrong, LIU Kaiming, WANG Leyi, HAN Xiaobing. Image distortion correction algorithm based on FPGA[J]. Journal of Applied Optics, 2020, 41(1): 86-93. DOI: 10.5768/JAO202041.0102004 |
[4] | YE Mao, HUANG Pingao, LYU Yang, TANG Ning, LIU Jianwei. Research and implementation of real-time fog and haze video image restoration system based on FPGA[J]. Journal of Applied Optics, 2019, 40(5): 812-817. DOI: 10.5768/JAO201940.0502004 |
[5] | HE Jiaxiang, WAN Shengpeng, SONG Zaobiao, YANG Siyu, XU Jin. FPGA-based PPM modulated visible light image transmission system[J]. Journal of Applied Optics, 2019, 40(1): 162-166. DOI: 10.5768/JAO201940.0108002 |
[6] | Yan Pengfei, Gao Qiang, Qiu Junpeng, Zhang Jianxiang, Zhang Baocheng, Yan Hongwei. Demodulation system of fiber Bragg grating sensor based on FPGA[J]. Journal of Applied Optics, 2016, 37(6): 942-947. DOI: 10.5768/JAO201637.0608002 |
[7] | Ma Ning, Li Xiao-yi, Yang Gang, Chen Mou. Design of UV DPIM modulation system based on FPGA[J]. Journal of Applied Optics, 2015, 36(1): 155-160. DOI: 10.5768/JAO201536.0108004 |
[8] | ZHU Zhen, XU Kailuan, LIU Bing. FPGA and DSP based Micro-INS[J]. Journal of Applied Optics, 2011, 32(4): 602-606. |
[9] | JIANG Wen-tao, CHEN Wei-dong, QIAN Jun, LU Yang, HE Jun-feng, YUAN Qi, CHAI Ji-he, LIANG Hong-jun, . Real-time image enhancement based on FPGA[J]. Journal of Applied Optics, 2010, 31(6): 965-968. |
[10] | LIU Jian-peng, CHEN Wei-dong, QIAN Jun. Design of real-time median filter based on FPGA[J]. Journal of Applied Optics, 2007, 28(6): 712-715. |